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WILLIAM 1. DALLY AND RANDAL E. BRYANT, MEMBER, IEEE 
Abstract-The Mossim Simulation Engine (MSE) is a hardware ac­
celerator for performing switch-level simulation of MOS VLSI circuits 
[I], [2]. Functional partitioning of the MOSSIM algorithm and spe­
cialized circuitry are used by the MSE to achieve a performance im­
provement of "" 300 over a VAX ll1780 executing the MOSSIM II pro­
gram. Several MSE processors can be connected in parallel to achieve 
additional speedup. A virtual processor mechanism allows the MSE to 
simulate large circuits with the size of the circuit limited only by the 
amount of backing store available to hold the circuit description. 
1. INTRODUCTION 
A
s THE complexity of VLSI circuits approaches 106 
devices, the computational requirements of design 
verification are exceeding the capacity of general purpose 
computers. To provide the computing power required to 
verify these complex VLSI chips, special purpose hard­
ware for performing simulation is required. Existing logic 
simulation engines [3]-[8] are inadequate for MOS VLSI 
because they cannot accurately model many of the struc­
tures found in MOS circuits. Switch-level simulation, on 
the other hand, more accurately models the effects of ca­
pacitance and transistor ratios while operating at speeds 
comparable to logic simulation. 
Existing machines limit size of a circuit which can be 
simulated by binding circuit element to hardware at com­
pile time. Virtual network processing allows circuits of 
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any size to be simulated by binding circuit elements to 
hardware at run-time. 
Design verification plays an essential role in the devel­
opment of a VLSI chip. The complexity of the circuits, 
the inaccessibility of internal nodes, and the difficulty of 
repair make the probability of producing a working chip 
very low without extensive design verification. The bur­
den of simulation is compounded by the iterative nature 
of the design process. Every time an error is discovered 
in the circuit and the design is modified, all simulations 
must be repeated to verify that no additional errors have 
been introduced by the modification. As circuits become 
more complex, special purpose simulation hardware is re­
quired to perform design verification in reasonable time. 
A state of the art VLSI chip in 1982 contained � 105 
devices and required about 1 week of CPU time to com­
plete a single verification cycle. Since both the number of 
test vectors required to verify a chip and the amount of 
computation required to simulate one test vector scale at 
least linearly with the complexity of a chip, the amount of 
computation required verify a chip at the switch level 
scales at least quadratically with complexity. Thus as 
shown in Fig. 1, a 1986 chip containing � 106 devices will 
require about 2 years of CPU time to completely verify on 
a conventional computer. Because of these prohibitive 
simulation times many groups are abandoning whole chip 
simulation at the switch level and moving toward mixed­
mode simulation. In the long run both mixed-mode sim­
ulation and special purpose hardware will be required to 
meet the growing demands of VLS1. 
Conventional simulation engines such as the Yorktown 
Simulation Engine [3]-[5] and Zy CAD Logic Evaluator 
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